OCT 0 4 2004

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Fre application of: Santosh P. Gaur et al;

Application No.: 10/790,239

Group No.: 2131

Filed: March 2, 2004

Examiner: unknown

For: SYSTEM AND METHOD FOR PERFORMING CRYPTOGRAPHIC OPERATIONS ON

NETWORK DATA

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT BEFORE MAILING OF FIRST OFFICE ACTION (37 C.F.R. section 1.97(b))

IDENTIFICATION OF TIME OF FILING THE ACCOMPANYING INFORMATION DISCLOSURE STATEMENT

The information disclosure statement submitted herewith is being filed before the mailing date of a first Office action on the merits. 37 C.F.R. section 1.97(b).

Date: <u>Sept. 30, 2004</u>

SCOTT W. REID

Registration No. 42,098

919-254 1085

Customer No. 25299

Certificate of Mailing/ I hereby certify that this correspondence is being:	Facsimile 37 CFR §1.8(a)
X deposited with the United States Postal Service as first class mail in an envelope with sufficient postage addressed to the:	facsimile transmitted to (703) to the:
Commissioner for Patents, P.O. Box 1450, Ale Amirah Scarborough Person mailing document	exandria, VA 22313-1450 on October 1, 2004 Signature

FORM PTO - 1449 (Modified)

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Sheet 1 of 6

Application Number	10/790,239
Filing Date	March 2, 2004
First Named Inventor	Santosh P. Gaur et al
Group Art Unit	2131
Examiner Name	unknown
Attorney Docket Number	RPS920020016US1

xaminer Cite Patent Document Kind Inventor Date of Pages Columns litters						
Initials	Cite No.	Patent Document Number	Kind Code	Inventor	Date of Publication mm/dd/yyyy	Pages, Calumns, Unes Where Relevant Passages Apped
	Pl	4 817 140		Chandra et al.	03/28/1989	
	P2	5 088 033		Binkley et al.	02/11/1992	
	Р3	5 247 577		Bailey et al.	09/21/1993	
	P4	5 430 850		Papadopoulos et al.	07/04/1995	
	P5	5 430 874		Kumazaki et al.	07/04/1995	
	P6	5 432 848		Butter et al.	07/11/1995	
	P7	5 446 906		Kardach et al.	08/29/1995	
	P8	5 619 660		Scheer et al.	04/08/1997	
	P9	5 663 896		Aucsmith	09/02/1997	
	P10	5 699 460		Kopet et al.	12/16/1997	
	P11	5 712 800		Aucsmith	01/27/1998	
	P12	5 719 436		Kuhn	02/17/1998	
	P13	5 724 027		Shipman et al.	03/03/1998	
	P14	5 757 919		Herbert et al.	05/26/1998	
	P15	5 793 101		Kuhn	08/11/1998	
	P16	5 818 939		Davis	10/06/1998	
	P17	5 822 255		Uchida	10/13/1998	
	P18	5 844 986		Davis	12/01/1998	
	P19	5 892 899		Aucsmith et al.	04/06/1999	
Examiner Signature				Date Considered		

V

FORM PTO - 1449 (Modified)	Application Number	10
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S	Filing Date	М
	First Named Inventor	Sc
	Group Art Unit	21
(Use several sheets if necessary)	_	П

Shee	et 2	of	6	

Application Number	10/790,239
Filing Date	March 2, 2004
First Named Inventor	Santosh P. Gaur et al
Group Art Unit	2131
Examiner Name	unknown
Attorney Docket Number	RPS920020016US1

		UNITED	STATES	PATENT DOCUMENTS		
Examiner Initials	Cite No.	Patent Document Number	Kind Code	Inventor	Date of Publication mm/dd/yyyy	Pages, Columns, Lines Where Relevant Passages Appea
	P20	5 930 483		Cummings et al.	07/27/1999	
	P21	5 937 063		Davis	08/10/1999	
	P22	5 940 591		Boyle et al.	08/17/1999	
	P23	5 941 987		Davis	08/24/1999	
	P24	5 949 881		Davis	09/07/1999	
	P25	5 968 176		Nessett et al.	10/19/1999	
	P26	5 991 797		Futral et al.	11/23/1999	
	P27	6 006 330		Soni	12/21/1999	, , , , , , , ,
	P28	6 009 527		Traw et al.	12/28/1999	
	P29	6 011 910		Chau et al.	01/04/2000	
	P30	6 014 729		Lannan et al.	01/11/2000	
	P31	6 018 767		Fijolek et al.	01/25/2000	
	P32	6 021 201		Bakkle et al.	02/01/2000	
	P33	6 026 085		Chau et al.	02/15/2000	
	P34	6 038 320		Miller	03/14/2000	
	P35	6 047 375		Easter et al.	04/04/2000	
	P36	2002/0099855		Bass et al.	07/25/2002	
Examiner Signature			_	Date Considered		

FORM PTO - 1449 (Modified)	Application Number	10/790,239
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S	Filing Date	March 2, 2004
INFORMATION DISCLOSURE STATEMENT	First Named Inventor	Santosh Gaur et al
(Use several sheets if necessary)	Group Art Unit	2131
(Use several sheets if necessary)	Examiner Name	unknown
Sheet 3 of 6	Attorney Docket Number	RPS920020016US1

FOREIGN PATENT DOCUMENTS						
Examiner Initials	Cite No.	Patent Document Number	Kind Code	Country	Date of Publication mm/dd/yyyy	Pages, Columns, Lines Where Relevant Passages Appear
	FI	99/14881		wo	2/25/1999	
-	F2	0 893 751		EP	01/27/1999	
·	F3	091 71500		JP	06/30/1997	
Examiner Signature				Date Considered		

FORM PTO - 1449 (Modified) **Application Number** 10/790,239 Filing Date March 2, 2004 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S Santosh P. Gaur et al **INFORMATION DISCLOSURE STATEMENT** First Named Inventor **Group Art Unit** 2131 (Use several sheets if necessary) **Examiner Name** unknown Sheet 4 of 6 Attorney Docket Number RPS920020016US1

Examiner Initials	Cite No.				
	N1		Network Processor: Hardware, software, and application, IBM farch/May 2003, pp.177-193, Vol. 47, No. 2-3, IBM, USA.		
	N2		f a reconfigurable system based on an embedded FPPA, Proceedings for Optical Engineering, 1998, pp. 141-149, Vol. 3526, SPIE- Int.		
	N3		coprocessor IP core, Conference Record of the Thirty-Third ms, and Computers (Cat. No. CH37020), 1999, pp. 757-761, Vol. 1,		
	N4		00 Mbit/sec cryptographic VLSI chip, Proceedings 1993 IEEE Design: VLSI in Computers and Processors (Cat. No. 93CH3335-7) c. Press, Los Alamitos, CA, USA.		
	N5	DAEMEN, J., et al., A Cryptographic Chip for ISDN and high speed multi-media applications, V Processing, VI (Cat. No.93TH0533-0), 1993, pp. 12-20, IEEE, New York, NY, USA.			
	N6		server CMOS cryptographic coprocessor, IBM Journal of Research . 761-776, Vol. 43, No. 5-6, IBM, USA.		
	N7	GAY C., Memory supervision with the Elektronik, June 12,1987, pp. 94-96, 98	M68000 processor. II. Realisation with the PMMU component, 3, Vol. 36, No. 12, West Germany.		
	N8	GORDON, DAVIS et al, U.S. Applicat Threads, IBM Docket RAL920000008	ion 09/542,189, Network Processor with Multiple Instruction US1, filed April 4, 2000.		
	N9	integrated multiprocessor system, 1996	e processing element dedicated as building block for a large area proceedings. Eighth Annual IEEE International Conference on 96CH35996), 1996, pp. 98-103, IEEE, USA.		
Examiner Signature	•		Date Considered		

FORM PTO - 1449 (Modified) **Application Number** 10/790,239 March 2, 2004 Filing Date LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S **INFORMATION DISCLOSURE STATEMENT** First Named Inventor Santosh P. Gaur et al **Group Art Unit** 2131 (Use several sheets if necessary) **Examiner Name** unknown Sheet 5 of 6 **Attorney Docket Number** RPS920020016US1

	ОТ	HER ART (Including Author (CAPITA	LL LETTERS), Title, Date, Pertinent Pages, etc.)	
Examiner Initials	Cite No.			
	N10	IYER, P., Intel Architecture Labs - Sca Labs Internet Building Blocks Initiative	lable Deployment of Ipsec in Corporate Intranets, Intel Arechitecture 2000, pp1-16	
	NII		processors using gate-array LSIs for parallel processing, IEICE 1993, pp. 1827-1834, Vol. E76-C, No. 12, Japan.	
	N12	LEISERSON, CE, et al., Communication machines, Algorithmica, 1988, pp. 53-7	on-efficient parallel algorithms for distributed random-access 77, Vol. 3, No. 1, West Germany.	
	N13	LEMME, H., Are Chip Cards secure? Fachzeitschriften, Germany.	Elektronik, August 1998, pp. 44-50, Vol. 47, No. 16, WEKA -	
	N14	pp. 137-143, Vol. 115, No. 3, Springer-Verlag, Austria.		
	N15			
N16 MELEAR C, Floating point techniques using MC88000, WESCON/90 Conference Rec 204, Los Angeles, CA, USA.			using MC88000, WESCON/90 Conference Record, 1990, pp. 197-	
	N17 ROYO, A., et al., Design and implementation of a coprocessor for cryptography application European Design and Test Conference. ED & TC 97 (Cat. No. 97TB100102), pp. 213-217 Soc. Press, Los Alamitos, CA, USA.			
	N18		single chip multiprocessor, AP-ASIC'99. First IEEE Asia Pacific 60), 1999, pp. 217-220, IEEE, Piscataway, NJ, USA.	
	N19	matching algorithm, Proceedings of 199	y architecture with data-rings for 3-stephierarchical search block 97 IEEE International Symposium on Circuits and Systems. Circuits CAS '97 (Cat. No. 97CH35987), 1997, pp. 1361-1364, Vol. 2, IEEE	
Examiner Signature			Date Considered	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in

conformance and not considered. Include a copy of this form with next communication to applicant.

FORM PTO - 1449 (Modified) **Application Number** 10/790,239 Filing Date March 2, 2004 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S **INFORMATION DISCLOSURE STATEMENT** First Named Inventor Santosh P. Gaur et al **Group Art Unit** 2131 (Use several sheets if necessary) Examiner Name unknown Sheet 6 of 6 Attorney Docket Number RPS920020016US1

Examiner Initials	Cite No.	
	N20	High Speed Serial Interface Micro Channel Adapter, IBM TDB, Vol 34, No. 7A, December 1991, pp299-301
	N21	Developing Embedded System Control Programs, IBM TDB, Vol. 39, No. 10, October 1996, pp151-152
	N22	Task Switching Between Processing Using the Sequencer, IBM TDB, Vol 35, No. 7, December 1992, pp362-363
	N23	HIPP III 8300 FlowThrough Security Processor, Hifn Intelligent Secure Netorking
, ,		·
Examiner Signature		Date Considered